

LOT #167 Semiconductor Manufacturing Test





IP Intro.

Patented Technology Introduction for System IC Semiconductor Manufacturing Test Time and Cost Reduction

Ver.03

10/03/2022

iNNOTiO Inc.



1. Application Area (1)

The main application area of our patented technology is system IC manufacturing test time and cost reduction.



1. Application Area (2)

The patented technology's primary purpose is scan test time reduction.

 Scan test time accounts for about 20~50% of system IC test time, and the proportion is increasing as complexity increases, like AI chips.



- The industry standard test method, scan test, is used to test whether a digital circuit is faulty.
- Various defects such as stuck-at-0, stuck-at-1, signal path delay, and signal transition delay can be detected by the scan test.

2. Patented Technology Concept

Traditional Scan Test



Scan Test by the Patented Technology

"Scan patterns are divided into scan sections, and optimal shift frequencies of the scan sections can be determined to reduce test time."

• Scan section : a scan pattern set or a scan sub-pattern



PoCs of the patented technology were performed by using our Veloscan[®] software.

ADVANTEST

The PoC of the patented technology was We performed a PoC of the patented performed using CX1000D test equipment, a voice processor chip (target device), and our Veloscan S/W.

 \Rightarrow About 28~35% reduction in scan test time



TERADYN

technology with Teradyne Korea using UltraFlex Plus test equipment, an application processor chip (target device), and Veloscan S/W.

⇒ About 30% reduction in scan test time



Foundry

The PoC of the patented technology was successfully performed with a foundry company.



4. Veloscan Software Used for the PoC

Existing Automatic Test Pattern Generation (ATPG) Tool's Limit

ATPG S/W generates a scan pattern data file by analyzing an IC design.

- 1. There is no ATPG S/W optimizing the shift frequency of scan patterns by dividing scan patterns into scan sections and supporting various scan shift frequencies.
- 2. There are a lot of factors to determine the optimal maximum shift frequency for each divided scan pattern.
 - Example of the factors: power, design issue, process variation, test environments, and so on.

Solved by Veloscan[®]

We have validated the patented technology using our software Veloscan.[®]

• The software optimizes the original scan test data file so that the scan pattern data can be input

to the device under test at the optimal frequency.

• Expected reduction ratio of scan test time : 10 ~ 30%



Veloscan s/w can be used at a post-silicon stage.

Existing Software for Optimizing Scan Test

Pre-Silicon (Design Level) Tool



Scan design implementation and scan pattern file generation s/w tools

Pre-silicon Tools for Scan Test Optimization

Design-for-Testability (DFT) Software

Automatic Test Pattern Generation (ATPG) Software

Veloscan's Position

Post-Silicon Tool





Scan pattern shift frequency optimization s/w (Scan pattern file optimization)

Post-silicon Tool for Scan Test Optimization

Veloscan Scan Shift Frequency Optimization Software

4. Veloscan Software Used for the PoC

Optimization Method Overview by Veloscan[®]

1. The Veloscan tool analyzes scan test pattern data and divides it into scan sections. 2. And the tool optimizes the assignment of timesets to the divided scan sections so that optimal frequencies can be used for the scan sections. • The timeset defined in a test data file is an identifier used to control the frequency of a specific bit pattern section by an ATE. So, scan sections with the same timeset are controlled with the same frequency. Optimization Flow by Veloscan[®] Maximum Scan Shift Frequency (MSSF) MSSF log file Veloscan S/W search pattern file for divided scan sections for divided scan sections **Original Scan Pattern File** (CSV format text file) (1) (2) ATE (Automatic Test Equipment) Performing scan test to get an MSSF log file **Optimization** 3 **Constraints** (4) ATE & Options **Optimized scan pattern file** Final setup and (Optimal frequencies can be used for mass production test divided scan sections)

Copyright©. 2022. INNOTIO Inc. All Rights Reserved. Confidential

Veloscan S/W screenshot

	NVotician INNOTIO Inc.	- 🗆 ×		
E Veloscan iNNOTiO Inc.	Tools Help			
ools Help	P-UPDATER (ATP-SCAN)			
P-DIVIDER (ATP-SCAN)	(Charl) Differing (Step 2) Bill Dup			
	(Step1) PU Setting (Step 2) PU Ruh			
(Step 1) PD Setting (Step 2) PD Run	Run Stop Progress: 100.0%			
Run Stop Progress: 100.	15. Original scan shirt requency: 55.0000 mm2	^		
	Optimizing			
Pre-processing				
Pre-processing Completed	[Info: Optimized scan shift timeset]			
[Info: Setting Summary]	2) Timeset optimizaion report: 1st column: Timeset name (The lower number means that the timeset is assigned to higher scan bits) 2nd column: Expected shift frequency in MHz			
1. Batch mode: False (Processing single pattern file)	vs_0: 76.16 MHz (13.13 ns), 148			
2. [Input File] Orignal scan pattern file:	vs_1: 70.72 MHz (14.14 ns), 120			
\tutorial\atp_scan\PD\(IN)_Org_scan_pat_file\example_scan	vs_2: 80.97 MHz (12.35 ns), 118			
3. Total number of scan patterns in the original scan pattern file: 10	vs_3: 73.90 MHz (13.53 ns), 54			
4. The number of scan patterns to be divided: 10	vs_4: 69.44 MHz (14.40 ns), 54			
5. Total number of time sets in the original scan pattern file: 1	vs_5: 66.88 MHz (14.95 ns), 54			
6. The 'Number of Divisions per Scan Pattern': 6	vs_6: 48.78 MHz (20.50 ns), 28			
7. The 'Max. ATE Time Sets': 16	vs_7: 89.52 MHz (11.17 ns), 26			
8. The 'MSSF Search Pattern Mode': 1x	vs_8: 63.54 MHz (15.74 ns), 24			
9. Min. scan bit length of the original scan pattern file: 80	vs_9: 58.54 MHz (17.08 ns), 14			
10. Max. scan bit length of the original scan pattern file: 80	2) The report file which includes the above timeset information:			
11. The 'Scan Pattern Division Modes': 1	<pre>\tutorial\atp_scan\PU\(OUT)_Opt_timeset_info_file\example_scan_vec_for_uflex_org_OPT221002_1623_DIV6_DM1_VTSET510TSET_INFO.bt</pre>			
12. [Output File] The Max. Scan Shift Frequency (MSSF) search pattern file:	[Info: Expected reduction ratio of scan shift time]			
\tutorial\atp_scan\PD\(OUT)_MSSF_search_pat_file\example	1) Total scan shift time for full scan patterns before optimization : 22857.1429 ns			
13. [Output File] PU_INIT File:	2) Total scan shift time for full scan patterns after optimization : 15493.4022 ns			
\tutorial\atp_scan\PD\(OUT)_PU_INIT_file\example_scan_ve	3) Expected reduction time of scan shift between '1)' and '2)': 7363.7407 ns			
14. Checkbox option setting for the "Do Not Copy the 'halt' Microcode of the Original Scan Pattern File": Checked	4) Expected reduction ratio of scan shift time between '1)' and '2)': 32.22 %			
15. Checkbox option setting for the "Do Not Copy the 'scan_type' Statement of the Original Scan Pattern File": Checked	(1) Only scan shift time is considered.			
16. Checkbox option setting for the "Do Not Copy the 'start_label' Keyword of the Original Scan Pattern File": Checked	(2) The scan patterns of the max, scan shift frequency (MSSF) log file is taken into account.			
Analyzing for Max. Scan Shift Frequency (MSSF) search pattern file generation	Generating optimized pattern file			
Generating Max. Scan Shift Frequency (MSSF) search file	Complete time: 2022-10-02 16:24:44			
	Elapsed time: 0:00:00			
Complete time: 2022-10-02 16:19:36	Completed!			
Elapsed time: 0:00:00		~		
Completed!				
	v			

- Supported ATE : Teradyne's UltraFLEX and UltraFLEX Plus (pattern file format: atp)
- Tested OS: Windows 7 (64 bits), Windows 10 (64 bits)
- Proven state : Silicon-level proven

5. Potential Users



Reducing Test Time and Cost

The patented technology can enable the reduction of scan test cost and time-to-market of system ICs by optimizing scan shift frequency at a post-silicon stage.

Scan patterns shift time that generally takes more than 90% of total scan test time can be significantly reduced (Refer to the PoC cases on page 5).

"Scan patterns are divided into scan sections, and optimal shift frequencies of the scan sections can be determined to reduce test time."



Efficiently Addressing the Scan Patterns Causing Test Setup Problems - (1)



During scan test setup using ATE and device under test (DUT), the scan pattern problems can occur, such as causing a scan test to fail over a wide range of shift frequencies (figure (a)) or a scan test to fail between two scan test pass frequencies (figure (b)). Efficiently Addressing the Scan Patterns Causing Test Setup Problems - (2)



To address the above problem cases (figure (a) and (b)), instead of taking much time and effort such as diagnosing, debugging, pattern masking, and lowering the shift frequency of whole scan patterns, the patented technology, and Veloscan can efficiently address the problems by using optimal scan shift frequency for each divided scan section (a scan pattern set or a scan sub-pattern) and provide the following benefits.

- **1** Fault coverage can be kept high by minimizing pattern-masking usage that excludes certain scan patterns from testing. And also, field escapes of defective devices can be reduced.
- **②** Test time increment can be minimized by not lowering the shift frequency of whole scan patterns.

Considering All Factors Affecting Scan Test

As a post-silicon solution, all real-world factors affecting a scan test are considered together for optimizing the shift frequency of divided scan sections (scan patterns or scan sub-patters) to reduce total scan test time.

No Change of IC Design

There is no impact on IC design.

No Change of Original Scan Test Data

The test data of an original scan pattern file is not changed.

Scan-Shift-Frequency-based Characterization

The Max. Scan Shift Frequency (MSSF) log for divided scan patterns can be used as a scan-shiftfrequency-based characterization data. And the MSSF log file may be used in conjunction with other EDA tools for design, process, and yield improvements.

7. Patent Status

Datont Status							
		Patent					
	Country/PCT	Total	Registered	Filed			
	Korea	8	6	2			
	USA	3	3	-			
	Japan	1	1	-			
	Taiwan	1	1	-			
	Singapore	1	1	-			
	China	1	1	-			
	РСТ	1	-	1			
	Total	16	13	3			



Contact

Address : (Zip Code: 06110) 695-ho, 2nd fl., 19, Hakdong-ro 2-gil, Gangnam-gu, Seoul, Korea

Tel : 070_4324_5251

E-mail : support@innotio.co

Website : www.innotio.co



The Ocean Tomo Bid–Ask[™] Market (OTBA) was built to further enhance Intellectal Property (IP) liquidity and transaction transparency. OTBA serves a broad community of active buyers and sellers, providing a platform to purchase or sell patents and patent applications globally. This market is supported by Ocean Tomo Transactions and affiliate international voice brokers.

建立OTBA的目的是进一步促进IP资产流通性,提高了IP交易透明度。买卖双方通过 OTBA平台来购买或者出售全球专利权以及专利申请 权,Ocean Tomo交易团队和旗 下全球经纪人为平台提供线下提供服务支持,以此建立活跃买卖双方的全球专利交 易市场。



OCEAN TOMO®

A PART OF JSHELD

Contact

Layna Guo

Senior Research Analyst – Transaction Marketing Ocean Tomo, LLC | Chicago, IL E: layna.guo@jsheld.com O: +1 312 327 8179